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Abstract—The Scalable Parallel Random Number Generators
(SPRNG) library is widely used to generate random numbers in
Monte Carlo simulations due to the good statistical properties of
both its serial and parallel random number streams. In this paper,
we suggest an efﬁcient hardware architecture for the Parallel
Additive Lagged-Fibonacci Generator (PALFG) provided by the
SPRNG library. This design has been implemented on a Virtex-
II Pro FPGA device and runs at a clock speed of 125 MHz
while delivering one 31-bit random number per clock. Compared
to the SPRNG software algorithm executing on a Pentium 4
workstation, a single instance of our design offers a 2.3-fold
performance improvement and appears to be 50 times more
efﬁcient.
I. INTRODUCTION
Alongside the tremendous advances in serial and parallel
computing, the Monte Carlo (MC) method [1] has evolved
to tackle many complex problems in such diverse areas as
nuclear medicine [2], ﬁnance [3], and computational chemistry
[4]. Being statistical techniques, MC methods often require a
large number of random samples to reduce the statistical error
in a computed result to a manageable size. In many cases, the
parallel generation of random numbers is employed to meet
the intensive number of random samples required.
While fast generators are desirable in many applications,
scientiﬁc simulations demand good quality random number
generators with long periods and minimal correlation. This
helps avoid unwanted statistical bias and incomplete sam-
pling. While a signiﬁcant amount of work has gone into
developing good quality generator algorithms, many hardware
implementations of random number generators are based on
simple Linear Feedback Shift Register (LFSR)-based designs
which are largely unsuitable for scientiﬁc applications. This
is particularly true in the case of parallel applications which
may quickly exhaust the supply of random numbers if the
generator period is small or may succumb to bias unless the
independence of parallel random number streams is rigorously
guaranteed. While a variety of good hardware generators
such as cellular automata [5], [6], Tausworthe [7], and true
noise [8] generators are available, their applicability to high-
performance parallel scientiﬁc applications is a subject of
continuing investigation.
Our approach for hardware-based random number gener-
ation is slightly different in that we begin with a software
library of proven quality designed speciﬁcally for parallel
scientiﬁc applications and map that library to hardware. We
base our designs on The Scalable Parallel Random Number
Generators (SPRNG) library [9] which is widely used for
high-performance MC simulations. By porting a commonly
used and well characterized software module to hardware,
we hope to promote more widespread adoption of hardware
acceleration in scientiﬁc computing.
The SPRNG library provides a variety of generators in-
cluding maximal period shift-register, prime modulus linear
congruential, multiplicative lagged-Fibonacci, and additive
lagged-Fibonacci generators, all of which perform well on
the rigorous DIEHARD [10] and NIST [11] test batteries. In
this work, we have chosen to implement SPRNG’s Parallel
Additive Lagged-Fibonacci(PALFG) generator for the produc-
tion of uniform random integers. This generator is attractive
because it is architecturally distinct from common LFSR
designs, the bit-width of the output is easily tunable, and it is
the most commonly used generator (the default choice) in the
SPRNG library. We also note that no hardware implementation
of any SPRNG generators has been reported in the literature.
The remainder of this paper is organized as follows. In
section II, we discuss the additive lagged-Fibonacci algorithm
and the parallel implementation in SPRNG. In section III,
we propose a hardware architecture for SPRNG’s PALFG
generator and discuss various aspects of the design. Resource
usage and performance of our implementation is described in
section IV.
II. BACKGROUND
The Additive Lagged-Fibonacci Generator (ALFG) [12] is a
recurrence-based generator that is parameterized by the values
or lags ` and k and an initial state array of length ` and width
m. The transition function
xn = xn−` + xn−k (mod 2
m) (1)
describes how a new value xn is derived from two previous
values xn−` and xn−k in the sequence. Here, k < ` and we
take m to be equal to 32 for the generation of 32-bit random
numbers. Since a new value depends on a prior value at most
` positions back in the sequence, it is sufﬁcient to only store
the ` most recent sequence values in the state array.
The ALFG has two important properties that are particularly
advantageous for parallel MC simulations. The ﬁrst is thatTABLE I
PARAMETERS FOR THE PALFG GENERATORS SUPPLIED BY SPRNG
` k m
17 5 32
31 6 32
55 24 32
63 31 32
127 97 32
521 168 32
521 353 32
607 273 32
607 334 32
1279 418 32
1279 861 32
the maximum period [13] of the ALFG is known to be
(2` − 1) × 2m−1 or 2 × 10394 for the generator {` = 1279,
k = 861, m = 32}. This means that we are unlikely to exhaust
the entire sequence when running on the fastest machines of
the foreseeable future. Moreover, the ALFG also possesses
2(`−1)(m−1) independent, full-period sequences. Thus, many
distinctly seeded generators (239618 for the {1279, 861, 32}
generator) can run in parallel without fear of correlation
between sequences.
In an attempt to avoid certain correlations present in the
pure ALFG algorithm, the SPRNG implementation [14], [15]
employs a combination of two independent ALFG sequences,
X and Y , to create a new sequence Z. Sequence X is modiﬁed
by setting the least signiﬁcant bit to zero and all values in
sequence Y are right-shifted by one bit. The two modiﬁed
sequences are then combined using a bitwise XOR operation.
Parallelism is introduced by judicious choice of initial states
[16] such that resulting sequences belong to distinct or fully
disjoint classes.
SPRNG provides eleven different parameter sets for the
PALFG generator (Table I). While all these parameterized
generators exhibit acceptable quality, generators with larger
values of the lag ` demonstrate slightly better quality and are
usually preferred in scientiﬁc applications. Thus, our proposed
design must be able to accommodate the larger parameter sets
provided by SPRNG.
At least two hardware implementations [17], [18] of lagged-
Fibonacci generators have been previously reported in the
literature. Both consider the merits of logic- and RAM-based
designs and conclude that RAM-based designs offer the best
resource usage and performance with the fewest drawbacks.
However, one major difference between these LFGs and the
SPRNG PALFG considered here is that the SPRNG ALFGs
must advance by two steps for every random number gen-
erated. This results in more severe timing constraints than
encountered in standard LFG designs. Additionally, we impose
a variety of requirements on our design including the sustained
throughput of one random number per clock and extensibility
to all SPRNG parameter sets, including large lags, that are
desirable in scientiﬁc applications.
III. HARDWARE DESIGN
Our goal is to implement the SPRNG PALFG generator
in FPGA hardware for the purpose of accelerating scientiﬁc
applications. For high throughput, the design should be able
to generate one random number per clock and produce output
identical to the SPRNG library. Compactness is also desired
but not essential since we do not expect most scientiﬁc
applications to need more than one generator per hardware
device.
To implement the overall design of the SPRNG PALFG
generator, two separate ALFG units of identical architecture
are required. The output of the ﬁrst ALFG is right-shifted by
one bit by using a shift register. The output of the second
ALFG is modiﬁed by setting the least signiﬁcant bit to
zero. These modiﬁed outputs are then combined in a 32-bit
exclusive-or unit. The non-random least signiﬁcant bit is then
stripped from the ﬁnal output to yield a 31-bit random integer.
The implementation of each ALFG unit appears straightfor-
ward, but is complicated by the fact that the SPRNG ALFGs
advance by two recurrence steps at each invocation. Since we
wish to obtain one random number per clock, we must be
careful to avoid some unexpected resource and data hazards.
To illustrate these hazards, consider how SPRNG imple-
ments an ALFG having the parameter set {17, 5, 32} by
examining the required memory reads per iteration (table II).
Step 1 and step 2 denote the two recurrence steps that must
occur each iteration. The subscripted values Xn refer to values
in the sequence. At each iteration, the output of the ALFG is
taken from the result of the operation in the column labeled
“Step 1”. Results for the operation in the second column are
only used to advance the state of the generator. After the last
iteration listed in the table, the sequence of memory reads
repeats.
Resource Hazard: From table II, it is clear that four values
must be read and two values must be written back to memory
TABLE II
MEMORY READS PER ITERATION FOR THE {17, 5, 32} GENERATOR.
Iteration Step 1 Step 2
0 X0 (L0) + X12 (K0) X1 (L1) + X13 (K1)
1 X2 (L0) + X14 (K0) X3 (L1) + X15 (K1)
2 X4 (L0) + X16 (K0) X5 (L1) + X0 (K0)
3 X6 (L0) + X1 (K1) X7 (L1) + X2 (K0)
4 X8 (L0) + X3 (K1) X9 (L1) + X4 (K0)
5 X10 (L0) + X5 (K1) X11 (L1) + X6 (K0)
6 X12 (L0) + X7 (K1) X13 (L1) + X8 (K0)
7 X14 (L0) + X9 (K1) X15 (L1) + X10 (K0)
8 X16 (L0) + X11 (K1) X0 (L0) + X12 (K0)
9 X1 (L1) + X13 (K1) X2 (L0) + X14 (K0)
10 X3 (L1) + X15 (K1) X4 (L0) + X16 (K0)
11 X5 (L1) + X0 (K0) X6 (L0) + X1 (K1)
12 X7 (L1) + X2 (K0) X8 (L0) + X3 (K1)
13 X9 (L1) + X4 (K0) X10 (L0) + X5 (K1)
14 X11 (L1) + X6 (K0) X12 (L0) + X7 (K1)
15 X13 (L1) + X8 (K0) X14 (L0) + X9 (K1)
16 X15 (L1) + X10 (K0) X16 (L0) + X11 (K1)A1
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Fig. 1. ALFG architecture and data ﬂow.
in the same clock to sustain throughput. If only dual-port
memory resources are used, multiple block RAM (BRAM)
resources are required. Our proposed solution requires four
BRAM resources labeled L0, L1, K0, and K1. As table II
indicates, one value is read from each resource each clock.
When even values are updated, they are written back to both
the L0 and K0 BRAM resources. Likewise, updates of the odd
values are written back to the L1 and K1 memory resources.
This ALFG design and data path is illustrated in ﬁgure 1.
Resource Hazard: Our above BRAM solution alleviates the
above resource hazard, but incidentally creates another. In
iteration 8, we see that data must be read from the L0 resource
twice in the same clock. Similarly, this happens for the K0
resource in iteration 2. To avoid these two special cases which
occur at the modulo ` wrap-around, we introduce an auxiliary
register, synchronized with the L0 and K0 resources, which is
used whenever an extra read from L0 or K0 is required. This
eliminates the remaining resource hazard.
Data Hazard: In iteration 2, we must read the value of X0
which has just been updated in iteration 0. This is potentially
the most difﬁcult hazard to resolve since the value must be
written back to memory and available for reading within two
clocks. Thus, our total data pipeline cannot exceed two stages.
Excluding the multiplexer logic in our proposed design, we
have exactly two pipeline steps. By using combination logic in
the multiplexer units, we can practically achieve two pipeline
steps, but the added propagationdelay throughthe multiplexers
results in timing hazards that limit the maximum allowable
clock speed.
We note that this problem is most acute for the generators
with the smallest values of the parameter k as in the {17, 5,
32} and the {31, 6, 32} generators. For larger lags, where the
pipeline restrictions are relaxed, the multiplexer logic can be
converted to registered logic and treated as additional pipeline
steps. Thus, this hazard is effectively eliminated by selecting
generators with larger lags. This is most convenient for scien-
tiﬁc applications where larger lags are usually preferred.
IV. RESOURCE USAGE AND PERFORMANCE
Our ALFG design (ﬁgure 1) incorporates four 512×36 bit
dual-port block RAMs, one 32-bit register, two 32-bit adders,
ﬁve multiplexers and two demultiplexers in addition to the
necessary counters and controller (not shown). One counter is
used for seed downloading when the generator is initialized.
Another counter produces memory addresses for the read and
write operations. The controller manages data ﬂow through
the design by controlling the multiplexer units. More BRAM
resources and additional multiplexer logic (not shown) are
required for lags larger than 512.
The complete PALFG design incorporates two independent
ALFG units, a shift register, and a 32-bit XOR unit and has
been targeted for both the Xilinx Virtex-II Pro and Spartan
III devices. The design is written in VHDL and has been
synthesized using Synplify Pro. Xlinix ISE WebPack 8.1i was
used to perform the place and route. The synthesis results
and resource usage of our implementation on these devices
is shown in table III. For the Virtex-II Pro devices, the
output clock rate of 71.4 MHz indicates that our design is
able generate about 70 million random numbers per second
for the {17, 5, 32} generator (the worst case). Parameters
with larger lags (employing registered output and additional
pipelining) lead to generators capable of 125 MHz or faster
clock speeds. In all cases, the output of our hardware PALFG
implementation produces results identical to SPRNG.TABLE III
RESOURCE USAGE AND CLOCK RATE OF THE PRESENT ALFG DESIGNS
FPGA Device Generator LUTs BRAMs MHz
Spartan3 XC3S200 {17, 5} 1100 4 64.5
Virtex-II Pro XC2VP30 {17, 5} 1100 4 71.4
Virtex-II Pro XC2VP301 {127, 97} 1100 4 125.0
1Alternate ALFG design using registered logic and additional pipelining.
The present PALFG design requires more FPGA resources
compared with other hardware-implemented uniform random
number generators. The primary reason for this is that lagged-
Fibonacci generators require a signiﬁcant amount of memory
to store the lagged values. For example, the {1278, 861, 32}
generator requires three BRAM resources at minimum. To
satisfy the requirement that the SPRNG ALFGs advance twice
in one clock, we must double the required BRAM resources.
To evaluate the performance of our design, we have com-
pared it with the SPRNG PALFG software generator running
on a Pentium 4 workstation (table IV). We ﬁnd that the present
hardware implementation is a factor of 50 more efﬁcient than
the corresponding software generator. Our implementation
slightly outperforms the Pentium 4 by a factor of 1.3 (for the
{17, 5, 32} generator) or 2.3 (for the {127, 97, 32} generator)
even though the clock speed is an order of magnitude slower.
We also note that the relative performance of our hardware
implementation can be greatly improved by instantiating sev-
eral PALFGs on the same FPGA chip. From SPRNG’s point
of view, these instances are seeded appropriately to provide
fully independent, parallel random number streams. On the
Virtex-II Pro XC2VP30, we predict that over 12 instances of
the PALFG design could be instantiated, providing another
factor of 10 gain in efﬁciency over the Pentium 4.
V. CONCLUSIONS
And efﬁcient hardware implementation of SPRNG’s parallel
additive lagged-Fibonacci generator has been presented. This
fully pipelined uniform random number generator produces
one random number per clock at rates of approximately 125
million random numbers per second for most parameter sets
TABLE IV
A COMPARISON OF THE PRESENT HARDWARE IMPLEMENTATION VS
SPRNG SOFTWARE RUNNING ON A PENTIUM 4 WORKSTATION
Hardware Hardware
Criteria {17, 5, 32} {127, 97, 32} Pentium 4
Clock Speed (MHz) 71.4 125.0 2800
Rate (MRNS)1 71.4 125.0 55.6
Efﬁciency 1.0 1.0 0.02
1Millions of random numbers per second.
employed by the SPRNG library. At a clock rate of 125 MHz,
the present design outperforms a 2.8 GHz Pentium 4 processor
by a factor of 2.3. Thus, we believe that the present hardware
implementation will beneﬁt scientiﬁc applications running on
high-performancemachines such as the Cray XD1 that employ
FPGAs for acceleration of computations.
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